Backend Master DMA Register Access Signals
Backend Master DMA Register Access Signals
The signals listed in Table 5-6 are used to allow the backend to access the internal Target configuration space and DMA
registers to initiate DMA Master transfers. These signals only function when the BACKEND parameter is set. The
interface supports byte-wide operations if required. All these inputs and outputs are synchronous to the PCI clock.
Table 5-6 · Backend DMA Register Access Signals
Name
BE_REQ
Type
Input
Width
1
Description
A request from the backend to the core to take control of the backend interface. This signal is
active high, and should be synchronous to the PCI clock.
A grant from the core giving control to the backend logic.
When the BE_GNT signal is active and a transaction to the PCI Target controller occurs, the
BE_GNT
Output
1
PCI controller will respond with a retry cycle. If a PCI cycle is in progress when BE_REQ is
asserted, BE_GNT will not assert until completion of the current PCI cycle.
If the backend must take control during an active PCI transfer cycle, it may assert the STOP or
STOP_MASTER inputs, causing the current PCI cycle to terminate.
Active high synchronous read enable for the DMA registers. It will be ignored if BE_GNT is
BE_READ
Input
1
inactive. During read cycles, there is a two-clock-cycle latency from BE_READ and
BE_ADDRESS to valid data on MEM_DATA_OUT.
Active high synchronous write enable for the DMA registers. One enable is provided for each of
BE_WRITE
Input
4
the four bytes; BE_WRITE[0] active will write bits [7:0] and will be ignored if BE_GNT is
inactive.
BE_ADDRESS
Input
8
Address input that addresses the 256-byte configuration space. The lower two bits are ignored.
The DMA registers are at addresses 50, 54, 58, and 5C hex.
When 0, the complete internal configuration space can be read from and written to the backend
interface.
BE_CFGLOCK
Input
1
When 1, the main PCI configuration space (00–3F hex) can only be read; writes are prevented.
This prevents the backend interface from modifying the PCI configuration space and potentially
causing errors on the PCI bus. Writes to the DMA control registers are still allowed.
v4.0
49
相关PDF资料
COREU1LL-AR IP MODULE COREU1LL
COREU1PHY-AR IP MODULE COREU1PHY
CORR-8BIT-XM-UT2 SITE LICENSE IP CORRELATOR XP
CP2-GSA-L CONN SHIELD LOWER TYPE A 22
CP2-HSA110-1 CONN SHROUD CPCI 2MM TYPE A 22
CP2-HSC055-4 CONN SHROUD CPCI 2MM TYPE C 11
CP2-K3567-SR-F COMPACT PCI - MISC
CP2105EK KIT EVAL FOR CP2105
相关代理商/技术参数
COREPCIF-RMFL 功能描述:IP MODULE 制造商:microsemi corporation 系列:- 零件状态:在售 类型:许可证 应用:- 版本:- 许可长度:- 许可 - 用户明细:- 操作系统:- 配套使用产品/相关产品:Microsemi 器件 媒体分发类型:- 标准包装:1
COREPCIF-UR 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
COREPCI-SN 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-SR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-UR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-XX 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPRO LEDBULB 10.5-60W B 制造商:Philips Lumileds 功能描述:
COREPRO LEDBULB 10.5-60W E 制造商:Philips Lumileds 功能描述: